

Amendments to the Claims

Please cancel claims 1-6 and 17-21. The currently pending claims after amendment are listed below.

1 - 6. (Cancelled)

1 7. (Previously Presented) A method of eliminating parasitic bipolar transistor action in a
2 Silicon on Insulator (SOI) Metal Oxide Semiconductor (MOS) dynamic logic circuit having an
3 input, an output, a clock, an active discharge transistor, and a plurality of stacked SOI Metal
4 Oxide Semiconductor (MOS) transistors interconnected to define a common node and an
5 intermediate node, wherein:

6 said plurality of stacked SOI MOS transistors is controlled by a plurality of inputs;
7 said common node is coupled to a pre-charging device;
8 said intermediate node is in a path between said common node and a voltage source, said
9 path defined by said plurality of stacked SOI MOS transistors;
10 said intermediate node is coupled to said common node by at least a first of said plurality
11 of stacked SOI MOS transistors; and
12 said active discharging transistor is controlled by at least one of said plurality of inputs,
13 said active discharging transistor defining a discharge path between said intermediate node
14 and said voltage source,

15 the method comprising:

16 controlling the conduction of said active discharging transistor during a pre-charge cycle;

17 and

18 actively discharging said intermediate node, whereby the parasitic bipolar transistors are
19 deactivated and the charge at said intermediate node is maintained at a predetermined level.

1 8. (Original) The method according to claim 7, wherein pre-charging occurs during a low
2 state of said clock.

1 9. (Original) The method according to claim 7, wherein pre-charging occurs during a high
2 state of said clock.

1 10. (Original) The method according to claim 7, wherein during the pre-charging all said
2 inputs are set to a predetermined logic state.

1 11. (Original) The method according to claim 10, wherein said logic state is low.

1 12. (Original) The method according to claim 10, wherein said logic state is high.

1 13. (Original) The method according to claim 7, wherein the step of actively discharging said
2 intermediate nodes prevents the body voltages of said stacked SOI transistors from reaching a
3 voltage stage sufficient to activate the parasitic bipolar transistors of said stacked SOI transistors.

1 14. (Original) The method according to claim 7, wherein said stacked transistors are N-Field
2 Effect Transistors (NFET) and said active discharging transistors are P-Field Effect Transistors
3 (PFET).

1 15. (Original) The method according to claim 7, wherein said stacked transistors are P-Field
2 Effect Transistors (PFET) and said active precharging transistors are N-Field Effect Transistors
3 (NFET).

1 16. (Original) The method according to claim 7, wherein said pre-charging device comprises
2 transistors coupled to said stacked transistors.

17 - 21. (Cancelled)